

# Standard Cell Library Low Voltage Operation TSMC N3P

## Low Voltage SoC Design Challenges

Low Voltage System-on-Chip (SoC) design holds paramount significance in the realm of electronics and semiconductor engineering. The importance of low voltage design lies in its ability to enhance energy efficiency, reduce power consumption, and extend the battery life of electronic devices. As technology advances, the demand for smaller, more portable devices with longer battery life has become increasingly critical. Low voltage SoC design addresses this need by optimizing the power supply voltage to the lowest feasible level without compromising the performance of the integrated circuits. This not only benefits the environment by reducing energy consumption but also caters to the growing market for energy-efficient and sustainable electronic products.

## Overview

Silvaco's low voltage Standard Cell Library for the TSMC N3P process represents a breakthrough in power efficiency for high performance SoC designs. A nominal operating voltage of 0.75 V coupled with a low voltage operation of 0.45 V, Silvaco's N3P Standard Cell Libraries enable designers the greatest flexibility in managing the power efficiency for any design.

## Highlights

- Nominal voltage of 0.75 V +/-10 %
- Low voltage of 0.45 V +/-10 %
- Track height: 7.5T
- Operating temperature: -40°C to 125°C
- Extensive cell set with fine grained drive strengths
- Optimized for performance and yield with Silvaco tools
- Library augmented with over 150 cells optimized for performance at 0.45 V

## Silvaco Standard Cell Libraries for Low Voltage Operation

The challenges of designing a robust Standard Cell Library that can operate at a low voltage is extremely challenging. Ensuring stable and reliable operation, high yields, and robust operating temperature are all essential elements to ensuring your design success. Relying on more than 30 years of low-voltage expertise, Silvaco continues to push the boundaries previously thought unachievable.

## Deliverables

### Views

- Verilog gate-level
- Liberty Files (timing and power)
- GDSII
- LVS Netlist
- Datasheet

## Deliverables

### Nominal Voltage

- ffgnp\_0p825v\_125c\_cbest\_CCbest\_T
- ffgnp\_0p825v\_m40c\_cbest\_CCbest\_T
- ssgnp\_0p675v\_125c\_cworst\_CCworst\_T
- ssgnp\_0p675v\_m40c\_cworst\_CCworst\_T
- tt\_0p75v\_85c\_typical
- tt\_0p75v\_25c\_typical

### Low Voltage

- ffgnp\_0p44v\_125c\_cbest\_CCbest\_T
- ffgnp\_0p44v\_m40c\_cbest\_CCbest\_T
- ssgnp\_0p36v\_125c\_cworst\_CCworst\_T
- ssgnp\_0p36v\_m40c\_cworst\_CCworst\_T
- tt\_0p40v\_85c\_typical
- tt\_0p40v\_25c\_typical

Performance, area, and power specifications are available upon request.

WWW.SILVACO.COM

NORTH AMERICA sales@silvaco.com  
BRAZIL br\_sales@silvaco.com  
EUROPE eusales@silvaco.com

JAPAN jpsales@silvaco.com  
KOREA krsales@silvaco.com  
TAIWAN twsales@silvaco.com  
SINGAPORE sgsales@silvaco.com  
CHINA cn\_sales@silvaco.com



Rev031924\_01